PROCESS CP324X

Small Signal MOSFET Transistor




N-Channel Enhancement-Mode Transistor Chip

PROCESS DETAILS

Process	EPITAXIAL PLANAR
Die Size	21.6 x 21.6 MILS
Die Thickness	5.9 MILS
Gate Bonding Pad Area	5.5 x 5.5 MILS
Source Bonding Pad Area	5.9 x 13.8 MILS
Top Side Metalization	AI - 30,000Å
Back Side Metalization	Au - 12,000Å

GEOMETRY




GROSS DIE PER 5 INCH WAFER 33,500

PRINCIPAL DEVICE TYPES 2N7002

PROCESS CP324X

Typical Electrical Characteristics






50 75 100 125 T_A, Ambient Temperature (°C)

R0 (30-August 2011)

BARE DIE PACKING OPTIONS






BARE DIE IN TRAY (WAFFLE) PACK


CT: Singulated die in tray (waffle) pack.
(example: CP211-PART NUMBER-CT)

CM: Singulated die in tray (waffle) pack 100% visually inspected as per MIL-STD-750, (method 2072 transistors, method 2073 diodes). (example: CP211-PART NUMBER-CM)



UNSAWN WAFER

WN: Full wafer, unsawn, 100% tested with reject die inked. (example: CP211-PART NUMBER-WN)



SAWN WAFER ON PLASTIC RING

WR: Full wafer, sawn and mounted on plastic ring, 100% tested with reject die inked.

(example: CP211-PART NUMBER-WR)

Please note: Sawn Wafer on Metal Frame (WS) is possible as a special order. Please contact your Central Sales Representative at 631-435-1110.



Visit the Central website for a complete listing of specifications: www.centralsemi.com/bdspecs

OUTSTANDING SUPPORT AND SUPERIOR SERVICES



PRODUCT SUPPORT

Central's operations team provides the highest level of support to insure product is delivered on-time.

- Supply management (Customer portals)
- · Inventory bonding
- · Consolidated shipping options

- · Custom bar coding for shipments
- · Custom product packing

DESIGNER SUPPORT/SERVICES

Central's applications engineering team is ready to discuss your design challenges. Just ask.

- Free guick ship samples (2nd day air)
- Online technical data and parametric search
- SPICE models
- · Custom electrical curves
- · Environmental regulation compliance
- · Customer specific screening
- · Up-screening capabilities

- Special wafer diffusions
- PbSn plating options
- Package details
- Application notes
- · Application and design sample kits
- · Custom product and package development

REQUESTING PRODUCT PLATING

- 1. If requesting Tin/Lead plated devices, add the suffix "TIN/LEAD" to the part number when ordering (example: 2N2222A TIN/LEAD).
- 2. If requesting Lead (Pb) Free plated devices, add the suffix "PBFREE" to the part number when ordering (example: 2N2222A PBFREE).

CONTACT US

Corporate Headquarters & Customer Support Team

Central Semiconductor Corp. 145 Adams Avenue Hauppauge, NY 11788 USA

Main Tel: (631) 435-1110 Main Fax: (631) 435-1824

Support Team Fax: (631) 435-3388

www.centralsemi.com

Worldwide Field Representatives: www.centralsemi.com/wwreps

Worldwide Distributors:

www.centralsemi.com/wwdistributors

For the latest version of Central Semiconductor's **LIMITATIONS AND DAMAGES DISCLAIMER**, which is part of Central's Standard Terms and Conditions of sale, visit: www.centralsemi.com/terms

www.centralsemi.com (001)