

The CP771-CXDM4060P medium power P-Channel MOSFET is optimized for power management and drive circuit applications where energy efficiency is a critical design element. The 7.5 mil thick die provides an ultra low profile device that is readily attached via wire bond techniques.


Parametrically, low on-resistance and gate charge characteristics maximize efficient operation.

**FEATURES:**

- Low on-resistance,  $r_{DS(ON)}$
- Low gate charge,  $Q_{GS}$
- High drain current density
- Low profile geometry
- Metalization suitable for standard die attach technologies
- Top metalization optimized for wire bonding

**APPLICATIONS:**

- Power management
- Motor drives
- Load switching
- DC-DC conversion



**MECHANICAL SPECIFICATIONS:**

Die Size	55 x 32 MILS
Die Thickness	7.5 MILS
Gate Bonding Pad Area	7.3 x 7.3 MILS
Source Bonding Pad Area	50 x 25 MILS
Top Side Metalization	Al – 40,000Å
Back Side Metalization	Ti/Ni/Ag – 1,000Å/3,000Å/10,000Å
Scribe Alley Width	3.15 MILS
Wafer Diameter	8 INCHES
Gross Die Per Wafer	25,200

**MAXIMUM RATINGS:** ( $T_A=25^\circ\text{C}$ )

	SYMBOL		UNITS
Drain-Source Voltage	$V_{DS}$	40	V
Gate-Source Voltage	$V_{GS}$	25	V
Continuous Drain Current (Steady State)	$I_D$	6.0	A
Maximum Pulsed Drain Current, $t_p=10\mu\text{s}$	$I_{DM}$	20	A
Operating and Storage Junction Temperature	$T_J, T_{stg}$	-55 to +150	$^\circ\text{C}$

**ELECTRICAL CHARACTERISTICS:** ( $T_A=25^\circ\text{C}$  unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$I_{GSSF}, I_{GSSR}$	$V_{GS}=25\text{V}, V_{DS}=0$			100	nA
$I_{DSS}$	$V_{DS}=40\text{V}, V_{GS}=0$			1.0	$\mu\text{A}$
$BV_{DSS}$	$V_{GS}=0, I_D=250\mu\text{A}$	40			V
$V_{GS(th)}$	$V_{GS}=V_{DS}, I_D=250\mu\text{A}$	1.0	2.0	3.0	V
$V_{SD}$	$V_{GS}=0, I_S=2.0\text{A}$			1.2	V
$r_{DS(ON)}$	$V_{GS}=10\text{V}, I_D=6.0\text{A}$		48	65	$\text{m}\Omega$
$r_{DS(ON)}$	$V_{GS}=4.5\text{V}, I_D=4.0\text{A}$		80	95	$\text{m}\Omega$

R1 (28-March 2019)

# CP771-CXDM4060P

## P-Channel MOSFET Die






### Enhancement-Mode

**ELECTRICAL CHARACTERISTICS - Continued:** ( $T_A=25^\circ\text{C}$  unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$C_{rss}$	$V_{DS}=25\text{V}, V_{GS}=0, f=1.0\text{MHz}$		61		pF
$C_{iss}$	$V_{DS}=25\text{V}, V_{GS}=0, f=1.0\text{MHz}$		750		pF
$C_{oss}$	$V_{DS}=25\text{V}, V_{GS}=0, f=1.0\text{MHz}$		56		pF
$Q_{g(\text{tot})}$	$V_{DS}=32\text{V}, V_{GS}=4.5\text{V}, I_D=6.0\text{A}$		6.5		nC
$Q_{gs}$	$V_{DS}=32\text{V}, V_{GS}=4.5\text{V}, I_D=6.0\text{A}$		3.2		nC
$Q_{gd}$	$V_{DS}=32\text{V}, V_{GS}=4.5\text{V}, I_D=6.0\text{A}$		2.7		nC
$t_{on}$	$V_{DS}=20\text{V}, V_{GS}=10\text{V}, I_D=1.0\text{A}$		18		ns
$t_{off}$	$R_G=3.0\Omega, R_L=20\Omega$		64		ns

# CP771-CXDM4060P

## Typical Electrical Characteristics



## BARE DIE PACKING OPTIONS

---



### BARE DIE IN TRAY (WAFFLE) PACK

**CT:** Singulated die in tray (waffle) pack.  
(example: CP211-PART NUMBER-CT)

**CM:** Singulated die in tray (waffle) pack 100% visually inspected as per MIL-STD-750, (method 2072 transistors, method 2073 diodes).  
(example: CP211-PART NUMBER-CM)

---



### UNSAWN WAFER

**WN:** Full wafer, unsawn, 100% tested with reject die inked.  
(example: CP211-PART NUMBER-WN)


---



### SAWN WAFER ON PLASTIC RING

**WR:** Full wafer, sawn and mounted on plastic ring,  
100% tested with reject die inked.  
(example: CP211-PART NUMBER-WR)

Please note: Sawn Wafer on Metal Frame (WS) is possible as a special order. Please contact your Central Sales Representative at 631-435-1110.



Visit the Central website for a complete listing of specifications:  
[www.centrasemi.com/bdspecs](http://www.centrasemi.com/bdspecs)

## OUTSTANDING SUPPORT AND SUPERIOR SERVICES



---

### PRODUCT SUPPORT

Central's operations team provides the highest level of support to insure product is delivered on-time.

- Supply management (Customer portals)
- Inventory bonding
- Consolidated shipping options
- Custom bar coding for shipments
- Custom product packing

---

### DESIGNER SUPPORT/SERVICES

Central's applications engineering team is ready to discuss your design challenges. Just ask.

- Free quick ship samples (2<sup>nd</sup> day air)
- Online technical data and parametric search
- SPICE models
- Custom electrical curves
- Environmental regulation compliance
- Customer specific screening
- Up-screening capabilities
- Special wafer diffusions
- PbSn plating options
- Package details
- Application notes
- Application and design sample kits
- Custom product and package development

---

### REQUESTING PRODUCT PLATING

1. If requesting Tin/Lead plated devices, add the suffix "TIN/LEAD" to the part number when ordering (example: 2N2222A TIN/LEAD).
2. If requesting Lead (Pb) Free plated devices, add the suffix "PBFREE" to the part number when ordering (example: 2N2222A PBFREE).

---

### CONTACT US

#### Corporate Headquarters & Customer Support Team

Central Semiconductor Corp.  
145 Adams Avenue  
Hauppauge, NY 11788 USA  
Main Tel: (631) 435-1110  
Main Fax: (631) 435-1824  
Support Team Fax: (631) 435-3388  
[www.centrasemi.com](http://www.centrasemi.com)

**Worldwide Field Representatives:**  
[www.centrasemi.com/wwreps](http://www.centrasemi.com/wwreps)

**Worldwide Distributors:**  
[www.centrasemi.com/wwdistributors](http://www.centrasemi.com/wwdistributors)

---

For the latest version of Central Semiconductor's **LIMITATIONS AND DAMAGES DISCLAIMER**, which is part of Central's Standard Terms and Conditions of sale, visit: [www.centrasemi.com/terms](http://www.centrasemi.com/terms)



<http://www.centrasemi.com>

# Product End of Life Notification

<b>PDN ID:</b>	PDN01159
<b>Notification Date:</b>	10/08/20
<b>Last Buy Date:</b>	4/08/21
<b>Last Shipment Date</b>	10/08/21

Summary: The CP771 wafer process is being discontinued and is now classified as End of Life (EOL). Replacement wafer process CP805 was previously referenced in PCN191, June 19, 2020.

Although Central Semiconductor Corp. makes every effort to continue to produce devices that have been proclaimed EOL (End of Life) by other manufacturers, it is an accepted industry practice to discontinue certain devices when customer demand falls below a minimum level of sustainability. Accordingly, the following product(s) have been transitioned to End of Life status as part of Central's ongoing Product Management Process. Any replacement products are noted below. The effective date for placing last purchase orders will be six (6) months from the date of this notice and twelve (12) months from the notice date for final shipments, and minimum order quantities may apply. The last purchase and shipment dates may be extended if inventory is available.

**\* All Plating types (PBFREE,TIN/LEAD) for each item listed are included in this notice.**

<u>Central Part Number</u>	<u>Replacement</u>
CP771-CXDM4060P-CT	CP805-CXDM4060P-CT
CP771-CXDM4060P-WN	CP805-CXDM4060P-WN

Central would be happy to assist you by providing additional information or technical data to help locate an alternate source if we have no replacement available. Please email your requests to [engineering@centrasemi.com](mailto:engineering@centrasemi.com).

DISCLAIMER: This End of Life (EOL) notification is in accordance with JEDEC standard JESD48 - Product Discontinuance. Central Semiconductor Corp. will make every effort to offer life-time buy (LTB) opportunities and/or offer replacement devices to existing customers for discontinued devices, however, one or both may not be possible for all devices. Please contact your local Central Semiconductor sales representative for LTB opportunities/additional information.