


# CPG003-CDFG6511N

## 650V Gallium Nitride Enhancement-Mode Power FET

The CPG003-CDFG6511N is a 650V GaN on silicon Enhancement mode power FET designed for low gate charge, low output charge and ultra high switching frequency applications.



### MECHANICAL SPECIFICATIONS:

Die Size	132 x 55 MILS
Die Thickness	45.2 MILS
Gate Bonding Pad Size	3.54 x 3.54 MILS
Drain Bonding Pad Size	119.4 x 3.54 MILS
Source Bonding Pad Size	113.4 x 3.54 MILS
Top Side Metalization	Al-Cu – 35,000Å
Back Side Metalization	Si – 21,000Å
Scribe Alley Width	3.15 MILS
Wafer Diameter	8 INCHES
Gross Die Per Wafer	5,719

### MAXIMUM RATINGS: (T<sub>J</sub>=25°C)

Continuous Drain-Source Voltage
Transient Drain-Source Voltage (tp<200µs)
Pulsed Drain-Source Voltage (tp<100ns)
Continuous Gate-Source Voltage
Pulsed Gate-Source Voltage (tp=50ns)
Continuous Drain Current (T <sub>C</sub> =25°C)
Pulsed Drain Current (T <sub>C</sub> =25°C, tp=10µs)
Pulsed Drain Current (T <sub>C</sub> =125°C, tp=10µs)
Operating and Storage Junction Temperature

### SYMBOL

V <sub>DS</sub>	650	V
V <sub>DS</sub>	800	V
V <sub>DS</sub>	750	V
V <sub>GS</sub>	-1.4 to +7	V
V <sub>GS</sub>	-20 to +10	V
I <sub>D</sub>	11.5	A
I <sub>DM</sub>	20.5	A
I <sub>DM</sub>	11.5	A
T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C

### UNITS

### ELECTRICAL CHARACTERISTICS: (T<sub>J</sub>=25°C unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I <sub>GSSF</sub>	V <sub>GS</sub> =6V, V <sub>DS</sub> =0		60		µA
I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0		0.45	20	µA
I <sub>DSS</sub>	V <sub>DS</sub> =650V, V <sub>GS</sub> =0, T <sub>J</sub> =150°C		6.0		µA
V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =12.2mA	1.2	1.7	2.5	V
V <sub>GS(th)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =12.2mA, T <sub>J</sub> =150°C		1.7		V
V <sub>SD</sub>	V <sub>GS</sub> =0, I <sub>S</sub> =3.9A		2.6		V
r <sub>DS(ON)</sub>	V <sub>GS</sub> =6.0V, I <sub>D</sub> =3.9A		138	190	mΩ
r <sub>DS(ON)</sub>	V <sub>GS</sub> =6.0V, I <sub>D</sub> =3.9A, T <sub>J</sub> =150°C		300		mΩ
R <sub>G1</sub>	f=5.0MHz		5		Ω
R <sub>G2</sub>	f=5.0MHz		6		Ω
C <sub>iSS</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0, f=100kHz		96		pF
C <sub>oss</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0, f=100kHz		30		pF
C <sub>rSS</sub>	V <sub>DS</sub> =400V, V <sub>GS</sub> =0, f=100kHz		0.5		pF

**ELECTRICAL CHARACTERISTICS:** ( $T_J=25^\circ\text{C}$  unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$C_{o(er)}$	$V_{DS}=0$ to 400V, $V_{GS}=0$		43		pF
$C_{o(tr)}$	$V_{DS}=0$ to 400V, $V_{GS}=0$		60		pF
$Q_{oss}$	$V_{DS}=0$ to 400V, $V_{GS}=0$		24.5		nC
$t_{d(on)}$	$V_{DS}=400\text{V}$ , $V_{GS}=6\text{V}$ , $I_D=8\text{A}$ , $L=318\mu\text{H}$ , $R_{on}=10\Omega$ , $R_{off}=2\Omega$		1.4		ns
$t_{d(off)}$	$V_{DS}=400\text{V}$ , $V_{GS}=6\text{V}$ , $I_D=8\text{A}$ , $L=318\mu\text{H}$ , $R_{on}=10\Omega$ , $R_{off}=2\Omega$		1.7		ns
$t_r$	$V_{DS}=400\text{V}$ , $V_{GS}=6\text{V}$ , $I_D=8\text{A}$ , $L=318\mu\text{H}$ , $R_{on}=10\Omega$ , $R_{off}=2\Omega$		4.0		ns
$t_f$	$V_{DS}=400\text{V}$ , $V_{GS}=6\text{V}$ , $I_D=8\text{A}$ , $L=318\mu\text{H}$ , $R_{on}=10\Omega$ , $R_{off}=2\Omega$		4.0		ns
$Q_{g(tot)}$	$V_{DS}=400\text{V}$ , $V_{GS}=0$ to 6V, $I_D=3.9\text{A}$		2.8		nC
$Q_{gs}$	$V_{DS}=400\text{V}$ , $V_{GS}=0$ to 6V, $I_D=3.9\text{A}$		0.25		nC
$Q_{gd}$	$V_{DS}=400\text{V}$ , $V_{GS}=0$ to 6V, $I_D=3.9\text{A}$		1.1		nC
$Q_{rr}$	$I_D=3.9\text{A}$ , $V_{DS}=400\text{V}$		0		nC
$t_{rr}$			0		ns

## BARE DIE PACKING OPTIONS

---



### BARE DIE IN TRAY (WAFFLE) PACK

**CT:** Singulated die in tray (waffle) pack.  
(example: CP211-PART NUMBER-CT)

**CM:** Singulated die in tray (waffle) pack 100% visually inspected as per MIL-STD-750, (method 2072 transistors, method 2073 diodes).  
(example: CP211-PART NUMBER-CM)

---



### UNSAWN WAFER

**WN:** Full wafer, unsawn, 100% tested with reject die inked.  
(example: CP211-PART NUMBER-WN)


---



### SAWN WAFER ON PLASTIC RING

**WR:** Full wafer, sawn and mounted on plastic ring,  
100% tested with reject die inked.  
(example: CP211-PART NUMBER-WR)

Please note: Sawn Wafer on Metal Frame (WS) is possible as a special order. Please contact your Central Sales Representative at 631-435-1110.



Visit the Central website for a complete listing of specifications:  
[www.centrasemi.com/bdspecs](http://www.centrasemi.com/bdspecs)

## OUTSTANDING SUPPORT AND SUPERIOR SERVICES



---

### PRODUCT SUPPORT

Central's operations team provides the highest level of support to insure product is delivered on-time.

- Supply management (Customer portals)
- Inventory bonding
- Consolidated shipping options
- Custom bar coding for shipments
- Custom product packing

---

### DESIGNER SUPPORT/SERVICES

Central's applications engineering team is ready to discuss your design challenges. Just ask.

- Free quick ship samples (2<sup>nd</sup> day air)
- Online technical data and parametric search
- SPICE models
- Custom electrical curves
- Environmental regulation compliance
- Customer specific screening
- Up-screening capabilities
- Special wafer diffusions
- PbSn plating options
- Package details
- Application notes
- Application and design sample kits
- Custom product and package development

---

### REQUESTING PRODUCT PLATING

1. If requesting Tin/Lead plated devices, add the suffix "TIN/LEAD" to the part number when ordering (example: 2N2222A TIN/LEAD).
2. If requesting Lead (Pb) Free plated devices, add the suffix "PBFREE" to the part number when ordering (example: 2N2222A PBFREE).

---

### CONTACT US

#### Corporate Headquarters & Customer Support Team

Central Semiconductor Corp.  
145 Adams Avenue  
Hauppauge, NY 11788 USA  
Main Tel: (631) 435-1110  
Main Fax: (631) 435-1824  
Support Team Fax: (631) 435-3388  
[www.centrasemi.com](http://www.centrasemi.com)

**Worldwide Field Representatives:**  
[www.centrasemi.com/wwreps](http://www.centrasemi.com/wwreps)

**Worldwide Distributors:**  
[www.centrasemi.com/wwdistributors](http://www.centrasemi.com/wwdistributors)

---

For the latest version of Central Semiconductor's **LIMITATIONS AND DAMAGES DISCLAIMER**, which is part of Central's Standard Terms and Conditions of sale, visit: [www.centrasemi.com/terms](http://www.centrasemi.com/terms)