


CPG004-CDFG6517N

650V Gallium Nitride Enhancement-Mode Power FET

The CPG004-CDFG6517N is a 650V GaN on silicon Enhancement mode power FET designed for low gate charge, low output charge and ultra high switching frequency applications.



MECHANICAL SPECIFICATIONS:

Die Size	165 x 65 MILS
Die Thickness	45.2 MILS
Gate Bonding Pad Size	5.7 x 5.7 MILS
Drain Bonding Pad Size	147.04 x 5.7 MILS
Source Bonding Pad Size	33.07 x 5.7 MILS
Top Side Metalization	Al-Cu – 35,000Å
Back Side Metalization	Si – 21,000Å
Scribe Alley Width	3.15 MILS
Wafer Diameter	8 INCHES
Gross Die Per Wafer	3,794

MAXIMUM RATINGS: (T_J=25°C)

Continuous Drain-Source Voltage
Transient Drain-Source Voltage (tp<200µs)
Pulsed Drain-Source Voltage (tp<100ns)
Continuous Gate-Source Voltage
Pulsed Gate-Source Voltage (tp=50ns)
Continuous Drain Current (T _C =25°C)
Pulsed Drain Current (T _C =25°C, tp=300µs)
Pulsed Drain Current (T _C =125°C, tp=300µs)
Operating and Storage Junction Temperature

SYMBOL

V _{DS}	650	V
V _{DS}	800	V
V _{DS}	750	V
V _{GS}	-1.4 to +7	V
V _{GS}	-20 to +10	V
I _D	17	A
I _{DM}	32	A
I _{DM}	18	A
T _J , T _{stg}	-55 to +150	°C

UNITS

ELECTRICAL CHARACTERISTICS: (T_J=25°C unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
I _{GSSF}	V _{GS} =6V, V _{DS} =0		70		µA
I _{DSS}	V _{DS} =650V, V _{GS} =0		0.6	25	µA
I _{DSS}	V _{DS} =650V, V _{GS} =0, T _J =150°C		7.0	200	µA
V _{GS(th)}	V _{DS} =V _{GS} , I _D =17.2mA	1.2	1.7	2.5	V
V _{GS(th)}	V _{DS} =V _{GS} , I _D =17.2mA, T _J =150°C		1.7		V
V _{SD}	V _{GS} =0, I _S =5A		2.4		V
r _{DS(ON)}	V _{GS} =6.0V, I _D =5A		106	140	mΩ
r _{DS(ON)}	V _{GS} =6.0V, I _D =5A, T _J =150°C		230		mΩ
R _G	f=5.0MHz		3.5		Ω
C _{iss}	V _{DS} =400V, V _{GS} =0, f=100kHz		125		pF
C _{OSS}	V _{DS} =400V, V _{GS} =0, f=100kHz		41		pF
C _{rss}	V _{DS} =400V, V _{GS} =0, f=100kHz		0.4		pF

ELECTRICAL CHARACTERISTICS: ($T_J=25^{\circ}\text{C}$ unless otherwise noted)

SYMBOL	TEST CONDITIONS	MIN	TYP	MAX	UNITS
$C_{o(er)}$	$V_{DS}=0$ to 400V, $V_{GS}=0$		59		pF
$C_{o(tr)}$	$V_{DS}=0$ to 400V, $V_{GS}=0$		82		pF
Q_{oss}	$V_{DS}=0$ to 400V, $V_{GS}=0$		33		nC
$t_{d(on)}$	$V_{DS}=400\text{V}$, $V_{GS}=6\text{V}$, $I_D=10\text{A}$, $L=318\mu\text{H}$, $R_{on}=10\Omega$, $R_{off}=2\Omega$		3.0		ns
$t_{d(off)}$	$V_{DS}=400\text{V}$, $V_{GS}=6\text{V}$, $I_D=8\text{A}$, $L=318\mu\text{H}$, $R_{on}=10\Omega$, $R_{off}=2\Omega$		4.0		ns
t_r	$V_{DS}=400\text{V}$, $V_{GS}=6\text{V}$, $I_D=8\text{A}$, $L=318\mu\text{H}$, $R_{on}=10\Omega$, $R_{off}=2\Omega$		5.0		ns
t_f	$V_{DS}=400\text{V}$, $V_{GS}=6\text{V}$, $I_D=8\text{A}$, $L=318\mu\text{H}$, $R_{on}=10\Omega$, $R_{off}=2\Omega$		4.0		ns
$Q_{g(tot)}$	$V_{DS}=400\text{V}$, $V_{GS}=0$ to 6V, $I_D=5\text{A}$		3.5		nC
Q_{gs}	$V_{DS}=400\text{V}$, $V_{GS}=0$ to 6V, $I_D=5\text{A}$		0.3		nC
Q_{gd}	$V_{DS}=400\text{V}$, $V_{GS}=0$ to 6V, $I_D=5\text{A}$		1.2		nC
Q_{rr}	$I_D=5\text{A}$, $V_{DS}=400\text{V}$		0		nC
t_{rr}			0		ns

BARE DIE PACKING OPTIONS



BARE DIE IN TRAY (WAFFLE) PACK

CT: Singulated die in tray (waffle) pack.
(example: CP211-PART NUMBER-CT)

CM: Singulated die in tray (waffle) pack 100% visually inspected as per MIL-STD-750, (method 2072 transistors, method 2073 diodes).
(example: CP211-PART NUMBER-CM)



UNSAWN WAFER

WN: Full wafer, unsawn, 100% tested with reject die inked.
(example: CP211-PART NUMBER-WN)



SAWN WAFER ON PLASTIC RING

WR: Full wafer, sawn and mounted on plastic ring,
100% tested with reject die inked.
(example: CP211-PART NUMBER-WR)

Please note: Sawn Wafer on Metal Frame (WS) is possible as a special order. Please contact your Central Sales Representative at 631-435-1110.



Visit the Central website for a complete listing of specifications:
www.centrasemi.com/bdspecs

OUTSTANDING SUPPORT AND SUPERIOR SERVICES



PRODUCT SUPPORT

Central's operations team provides the highest level of support to insure product is delivered on-time.

- Supply management (Customer portals)
- Inventory bonding
- Consolidated shipping options
- Custom bar coding for shipments
- Custom product packing

DESIGNER SUPPORT/SERVICES

Central's applications engineering team is ready to discuss your design challenges. Just ask.

- Free quick ship samples (2nd day air)
- Online technical data and parametric search
- SPICE models
- Custom electrical curves
- Environmental regulation compliance
- Customer specific screening
- Up-screening capabilities
- Special wafer diffusions
- PbSn plating options
- Package details
- Application notes
- Application and design sample kits
- Custom product and package development

REQUESTING PRODUCT PLATING

1. If requesting Tin/Lead plated devices, add the suffix "TIN/LEAD" to the part number when ordering (example: 2N2222A TIN/LEAD).
2. If requesting Lead (Pb) Free plated devices, add the suffix "PBFREE" to the part number when ordering (example: 2N2222A PBFREE).

CONTACT US

Corporate Headquarters & Customer Support Team

Central Semiconductor Corp.
145 Adams Avenue
Hauppauge, NY 11788 USA
Main Tel: (631) 435-1110
Main Fax: (631) 435-1824
Support Team Fax: (631) 435-3388
www.centrasemi.com

Worldwide Field Representatives:
www.centrasemi.com/wwreps

Worldwide Distributors:
www.centrasemi.com/wwdistributors

For the latest version of Central Semiconductor's **LIMITATIONS AND DAMAGES DISCLAIMER**, which is part of Central's Standard Terms and Conditions of sale, visit: www.centrasemi.com/terms